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Abstract—This paper addresses the problem of output volt-
age regulation for multiple DC-DC converters connected to a
grid, and prescribes a robust scheme for sharing power among
different sources. Also it develops a method for sharing 120 Hz
ripple among DC power sources in a prescribed proportion,
which accommodates the different capabilities of DC power
sources to sustain the ripple. We present a decentralized control
architecture, where a nested (inner-outer) control design is used
at every converter. An interesting aspect of the proposed design
is that the analysis and design of the entire multi-converter
system can be done using an equivalent single converter system,
where the multi-converter system inherits the performance and
robustness achieved by a design for the single-converter system.
Another key aspect of this work is that the voltage regulation
problem is addressed as a disturbance-rejection problem, where
unknown load current is viewed as an external signal, and
thus, no prior information is required on the nominal loading
conditions. The control design is obtained using robust optimal-
control framework. Case studies presented show the enhanced
performance of prescribed optimal controllers.
I. INTRODUCTION
In power network topologies, especially in microgrids [1],
multiple DC power sources connected in parallel (see Figure
1), each interfaced with DC-DC converter, provide power at
their common output, the DC-link, at a regulated voltage;
this power can directly feed DC loads or be used by an
inverter to interface with AC loads . Voltage controllers
form an integral component of DC-DC converters in such
systems. A paralleled architecture for multiple power sources
is preferred since it enables higher output power, higher
reliability and ease of use [2]. Here two main control
architectures are adopted - (1) master-slave control, where
the voltage regulation error from the master converter is
utilized to provide an error signal to all the parallel con-
nected converters [2], [3], (2) decentralized control, where
each converter utilizes an independent and variable voltage
reference depending on the output of each unit [4], [5].
Irrespective of the control framework, controllers at each
converter are to be designed such that the voltage at the DC-
link is regulated at a prescribed setpoint. Another important
control objective is to ensure that the DC sources provide
power in a prescribed proportion, which may be dictated
by their power ratings or external economic criteria. The
main challenges arise from the uncertainties in the size and
the schedules of loads, the complexity of a coupled multi-
converter network, the uncertainties in the model parameters
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Fig. 1: A schematic of a microgrid. An array of DC sources provide
power for AC loads. Power sources provide power at DC-link,
their common output bus, at a voltage that is regulated to a set-
point. The control system at the respective DC-DC converter that
interfaces with a source is responsible for regulating the voltage at
he DC-link. An inverter that connects to the DC-link converts the
total current from the sources at the regulated voltage to alternating
current (AC) at its output to satisfy the power demands of the AC
loads. This paper describes an approach for control design of the
multiple converters systems associated with power transfer from
sources to the DC-link (shown by the dotted line).
at each converter, and the adverse effects of interfacing DC
power sources with AC loads, such as the 120 Hz ripple that
has to be provided by the DC sources.
Problems related to robust and optimal design of converter
controllers have received recent attention. In [6], a linear-
matrix-inequality (LMI) based robust control design for
boost converters has resulted in significant improvements
over conventional PID-based controllers. Use of H∞ frame-
work in context of inverter systems has also been studied
in [7]–[9]. While the issue of current sharing is extensively
studied [4], [10]–[12], most methods assume a single power
source. A systematic control design that addresses all the
challenges and objectives for the multi-converter control is
still lacking.
In this paper, we develop a control architecture that ad-
dresses the following primary objectives for multi-converter
control - (1) voltage regulation at the DC-link while guar-
anteeing robustness of the closed-loop system performance
to load and parametric uncertainties, (2) prescribed power
sharing among a number of parallel converters, (3) control-
ling the tradeoff between 120 Hz ripple on the total current
provided by the power sources and the ripple on the DC-link
voltage, and (4) 120 Hz DC output ripple sharing among
converters. The tradeoffs with 120 Hz ripple in objectives
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(3) and (4) result from a direct consequence of interfacing
DC-power sources with AC loads (see Figure 1). If we
assume negligible power losses at the inverter and the load
bus, the power provided by power sources at the DC-link
should equal to the power consumed by the AC loads, that is,
V i = (V¯ sin ω¯t)(I¯ sin(ω¯t+φ)) =
V¯ I¯
2
(cosφ+cos(2ω¯t+φ).
Since the instantaneous power has a 2ω¯ = 120 Hz ripple, the
current i =
∑
ik at the DC-link has to provide for this 120
Hz component. The total ripple demand posed by the AC-
grid side is met partly by the ripple current sourced by a ca-
pacitor iC which reduces the magnitude of the ripple current
to be provided by the DC source via the converters. However,
greater the ripple magnitude in the capacitor current greater
will be the ripple in the capacitor voltage, thus adversely
affecting voltage regulation. Therefore a compromise has to
be reached in the allowable ripple in the capacitor current and
the ripple provided by the DC sources. The control scheme
presented in the article provides a “knob” to adjust the
relative ratio of how the 120 Hz ripple is shared between the
two quantities - the sourced current i and the output voltage
V . Moreover in a scenario where multiple and different
types of DC sources are employed, it is often the case that
the tolerance to ripple varies. Here it becomes important
to allocate greater percentage of ripple load to tolerant DC
sources while reducing the ripple load on vulnerable DC
sources. The article presents a controller synthesis procedure
where the 120 Hz ripple on the current i can be shared among
the paralleled DC sources (ik) in a pre-specified proportion.
An important aspect of the proposed control architecture is
that it is decentralized and addresses all the objectives simul-
taneously. Moreover we show that for the control approach
described in the paper, the control design and the closed-loop
analysis of the multi-converter system can be completely
characterized in terms of an appropriate single-converter
system; thereby significantly reducing the complexity in
addressing multi-converter systems. This architecture ex-
ploits structural features of the paralleled multi-converter
system, which results in a modular and yet coordinated
control design. For instance, it exploits that the voltage
regulation objective is common to all the converters, and
that the differences in demands on different converters are
mainly in terms of their output currents; accordingly at each
converter, it employs a nested (outer-voltage inner-current)
control structure [13], where the outer loop is responsible for
robust voltage regulation and the inner loop for shaping the
currents. The structure of control for each inner-loop is so
chosen that the entire closed-loop multi converter system can
be reduced to an equivalent single-converter system in terms
of the transfer function from the desired regulation setpoint
Vdes to the voltage V . Furthermore, for the outer-control
design, the load current is treated as an external disturbance
and the voltage regulation problem is cast as a disturbance
rejection problem in an optimal control setting. This design,
besides achieving the voltage-regulation objective, provides
robustness to deviations from the structural assumptions in
the control design. Note that this viewpoint is in contrast to
typical methods in existing literature, where voltage regula-
tion in presence of unknown loads is addressed either using
adaptive control [14], or by letting the voltage droop in a
controlled manner.
II. MODELING OF CONVERTERS
In this section, we provide dynamic models for DC-DC
converters, which convert a source of direct current (DC)
from one voltage level to another. The models presented
below depict dynamics for signals that are averaged over
a switch cycle.
A schematic of the Boost converter is shown in Fig. 2(a).
A dynamic model (averaged over switching cycles) is given
by,
L ˙iL(t) = −(1−d(t))V (t)+Vg, CV˙ (t) = (1−d(t))iL(t)−iload,
where d(t) represents the duty-cycle (or the proportion of
ON duration) at time t, which by defining d′(t) = 1 − d(t)
and D′ = VgVdes can be rewritten as
L ˙iL(t) = −d′(t)V (t) + Vg︸ ︷︷ ︸
u˜(t):=Vg−u(t)
, CV˙ (t) = (D′ + dˆ′)︸ ︷︷ ︸
≈D′
iL(t)− iload.
Here Vdes represents the desired output voltage and dˆ =
d′(t)−D′ is typically very small, which allows for a linear
approximation around the nominal duty-cycle, D = 1 −D′
given by,
L
diL(t)
dt
= u˜(t), C
dV (t)
dt
≈ D′iL(t)− iload.
Fig. 2(b) depicts the circuit schematic of a buck converter
with an ideal switch. The averaged model of a buck converter
is given by,
L
diL(t)
dt
= −V (t) + d(t)Vg︸ ︷︷ ︸
u˜(t):=−V (t)+u(t)
, C
dV (t)
dt
= iL(t)− iload.
The electronic circuit of a buck-boost converter is shown
in Fig. 2(c). As in case of a boost converter, we define
nominal duty-cycle, D = VdesVdes−Vg = 1 − D′. A linear
approximation of the above dynamical equations yields,
L ˙iL(t) = V (t) + d(t)(Vg − V (t))︸ ︷︷ ︸
u˜(t):=V (t)+u(t)
, CV˙ (t) ≈ −D′iL(t)− iload
III. CONTROL FRAMEWORK FOR A SINGLE-CONVERTER
In this section, we describe the inner-current outer-voltage
control architecture for a single DC-DC converter. The key
objectives of the control design are - (1) voltage regulation in
presence of uncertain loads, and (2) 120 Hz ripple sharing
control between iL and iC . We first consider the case of
a boost converter control design, the dynamics of which is
given by
iL(s) =
1
sL
(Vg(s)− u(s)), V (s) = 1
sC
(D′iL(s)− iload(s)),
(1)
and the corresponding block-diagram representation of
above set of equations is shown in Fig. 3, the control
objectives are to design u (equivalently u˜) such that voltage
regulation error Vdes − V is made small irrespective of load
disturbances iload and variations in parameters L and C,
and achieve a prescribed tradeoff between |iL(j2pi120)| and
|iC(j2pi120)|.
These two objectives are achieved using a nested inner-
current outer-voltage control architecture, shown in Fig. 4
(a) (b) (c)
Fig. 2: Circuit representing (a) Boost converter, (b)Buck converter, and (c) Buck-Boost converter. Note that iload includes both the nominal
load current, as well as ripple current. The converters are assumed to operate in continuous-conduction-mode (CCM). Boost converters
step up the voltage at the output, while buck converters step down the voltage. A buck-boost converter can achieve both the objectives.
Fig. 3: Block diagram representation of a boost-type converter.
The control signal u˜ is converted to an equivalent PWM signal to
command the gate of the transistor acting as a switch.
(here Gc = 1sL and Gv =
1
sC ). The voltage controller
Kv generates a current reference for the current controller
Kc. The current controller Kc is designed to achieve a
high closed inner-loop bandwidth with ripple control as an
objective, whereas the voltage controller Kv is designed
to achieve a relatively lower closed outer-loop bandwidth
with DC (zero frequency) voltage regulation as its primary
objective. We assume that the quantities - output voltage V
and inductor current iL are available for measurement.
Design of the outer-loop controller: For a given controller
Kc for the inner-loop, the closed outer-loop signals of
interest are given by (see Figure 4)
Vdes − V = SVdes +GvSd+ Tn (2)
iL = G˜cKvSVdes +
1
D′
Td−KvG˜cSn (3)
iref = Kv(SVdes +GvSd)−KvSn, (4)
where d denotes the load current iload (shown as disturbance
to the plant), n denotes the voltage measurement noise, G˜c
represents the closed inner-loop transfer function from iref to
iL, and T (s) and S(s) are closed-loop complementary sensi-
tivity and sensitivity transfer functions respectively, described
by,
T (s) = (I +GvD
′G˜cKv)
−1(GvD
′G˜cKv),
S(s) = (I +GvD
′G˜cKv)
−1. (5)
The voltage-regulation objective, as evident from Eq. 2,
Fig. 4: Block diagram representation of the inner-outer control
design. Exogenous signals Vdes and iload represent the desired
output voltage and disturbance, respectively. The quantities V and
iL represent the available measurements.
requires designing Kv such that |S(jω)| is small at the
frequencies where disturbance d is prominent. However this
implies that the effect of d on the inductor current iL (see Eq.
3) is larger since |T (jω)| is larger in those frequencies (from
Eq. 5). Therefore there is a fundamental trade-off between
voltage regulation and minimizing effects of disturbances (or
load current iload) in iL. Also to diminish the effect of noise
on voltage regulation, the control design should be such that
the closed-loop map T rolls of at frequencies beyond the
disturbance bandwidth. Furthermore low iref is ensured if
KvS can be made small. The controller Kv is obtained by
casting these multiple objectives in the following optimal
control problem [15],
min
Kv∈K
∥∥∥∥∥ WsSWuKvSWtT
∥∥∥∥∥
∞
, (6)
where the weights Ws, Wt and Wu are chosen to reflect
the design specifications of robustness to disturbances and
parametric uncertainties, tracking bandwidth, and saturation
limits on the control signal. For example, the weight function
Ws(jω) is chosen to be large in frequency range [0, ωBW ]
to ensure a small tracking error e = Vdes − V in this
frequency range. The weight function Wt(jω) is designed
as a high-pass filter to ensure that T (jω) is small at high
frequencies to provide mitigation to measurement noise. The
design of constant Wu entails ensuring that the control effort
lies within saturation limits. The resulting controller is robust
to disturbances up to ωBW , which accounts for variations in
load disturbances as well as parametric uncertainties.
Design of the inner-loop controller: The outer-loop con-
trol design assumed the inner closed-loop G˜c. Here we
propose an inner-loop control design that results in a second-
order transfer function G˜c, thereby ensuring a relatively low-
order optimal controller Kv . The main objective for design-
ing the inner-loop controller Kc is to decide the trade-off
between the 120 Hz ripple on the voltage V (equivalently on
the capacitor current ic) and the output current i (equivalently
iL) of the converter. Accordingly, we design Kc such that
G˜c(s) =
(
ω˜
s+ ω˜
)(
s2 + 2ζ1ω0s+ ω
2
0
s2 + 2ζ2ω0s+ ω20
)
, (7)
where ω0 = 2pi120 rad/s. ω˜, ζ1, ζ2 are design parameters.
Here the parameter ω˜ > ω0 is simply chosen to implement a
low-pass filter that attenuates undesirable frequency content
in iL beyond ω˜. Note that in this design of G˜c, there is a
notch at ω0 = 120 Hz, the size of this notch is determined
by the ratio ζ1ζ2 (see Figure 5). Lower values of this ratio
correspond to larger notches, which in turn imply smaller 120
Hz component in iL, since G˜c represents the inner closed-
loop transfer function from iref to iL. Furthermore since iC =
iload − iL, this in turn implies higher ripples in iC . Thus the
ratio ζ1ζ2 can be appropriately designed to achieve a specified
tradeoff between 120 Hz ripple on iC and iL. The stabilizing
Fig. 5: Bode magnitude plots of the closed-loop plant G˜c for
various ζ1 values. ω˜ is chosen to be 600pi rad/s. Note that a
relatively larger value of ω˜ is in accordance with choosing a fast
inner-current controller.
second-order controller Kc that yields the above closed-loop
plant G˜c is explicitly given by,
Kc = Lω˜
(
s2 + 2ζ1ω0s+ ω
2
0
)
(s2 + 2ζ2ω0s+ 2(ζ2 − ζ1)ω0ω˜ + ω20)
, (8)
which is again a low-order (second-order) controller design.
Extension to buck and buck-boost converters: The ex-
tension of the proposed control design to Buck and Buck-
Boost DC-DC converters is easily explained after noting
that their averaged models are structurally identical to Boost
converters, except that the dependence of duty cycles on
the control signal u or constant parameter D′ are different.
The differences in how duty cycles depend on u(t) do not
matter from the control design viewpoint since duty cycles
for pulse-width modulation are obtained only after obtaining
the control designs (that use the averaged models).
IV. EXTENSION TO A SYSTEM OF PARALLEL
CONVERTERS
In this section we develop a decentralized control frame-
work that achieves voltage regulation, power-sharing, and
ripple-sharing among a system of parallel boost converters
sharing a common load.
A. Control framework for a system of parallel boost con-
verters
Fig. 6 represents a decentralized inner-outer control frame-
work for a system of m parallel connected converters. Here
we have incorporated a constant gain parameter γk at the
inner-loop of kth converter, the choice of which dictates
power sharing as will be shown below. After noting that
the voltage-regulation objective is common to all outer
controllers, in our architecture, we impose the same outer-
controller for all the converters, i.e., Kv1 = Kv2 = .... =
Kvm = Kv . This enables a significant reduction in com-
plexity of the control design for the multi-converter system
as will be shown below.
First, with this assumption of Kvk = Kv , the general
decentralized architecture in Figure 6 can be simplified as in
Figure 7. This implies that Kv can be computed by solvingH∞-optimization problem (as discussed in the previous
section) similar to the single converter case by assuming
an available design for the summed closed inner-loop map
G˜c,n (the nominal closed inner-loop plant) and a nominal
Fig. 6: Control framework for a many-converters system. Note that
in the proposed implementation, we adopt the same outer controller
for different converters, i.e., Kv1 = Kv2 = .... = Kvm = Kv .
duty-cycle Dn = 1 − D′n. Then by appropriately designing
individual inner-loop parameters, we can design the nominal
closed inner-loop plant to be given by
G˜c,n(s) =
(
ω˜
s+ ω˜
)(
s2 + 2ζ1,nω0s+ ω
2
0
s2 + 2ζ2,nω0s+ ω20
)
, (9)
where the ratio
ζ1,n
ζ2,n
determines the tradeoff of 120 Hz
ripple between i =
∑
k ik and the capacitor current iC . Note
that for the cumulative closed inner-loop plant in Figure 7
to behave as the nominal plant G˜c,n(s), we require closed
inner-loop maps to sum up to the nominal closed inner-
loop plant, that is
∑
k γkD
′
kG˜ck = D
′
nG˜c,n. Accordingly
we design Kck in each inner loop such that
G˜ck (s) =
(
ω˜
s+ ω˜
)(
s2 + 2ζ
(k)
1 ω0s+ ω
2
0
s2 + 2ζ2,nω0s+ ω20
)
, (10)
where ζ(k)1 are appropriately chosen to reflect the relative
tradeoff of 120 Hz ripple among converter current outputs
ik. Explicit design of such Kck exists and is analogous to
the design in (8), which was obtained for the same structure
of the inner-closed loop in the single-converter case. The
parameters γk are designed to apportion power among the
power sources, since DC gains of individual closed inner-
loop plants γkG˜ckD′k are equal to γkD
′
k since G˜ck(j0) = 1
by design for all k. We make these design specifications
more precise and bring out the equivalence of the control
design for the single and multiple converter systems in the
following theorem.
Fig. 7: A multiple-converters system with shaped inner plants. Note
that the shaped plants G˜ck share the same denominator as G˜c,n.
Theorem 1: Consider the single-converter system in Fig-
ure 4 with inductance L, D′ = D′n and G˜c = G˜c,n(s)
as given in (9); and the multi-converter system described
in Figures 6 and 7 where G˜ck(s) are given by (10),∑
k γkD
′
kG˜ck = D
′
nG˜c,n, and
∑
k γk = 1, γk > 0 for
1 ≤ k ≤ m.
1. [Performance Equivalence]: Any outer-loop controller Kv
that stabilizes the single-converter system yields identical
performance when applied to the multi-converter system;
more precisely, for the same exogenous inputs - the reference
Vdes, the load disturbance iload, and noise n =
∑
k γknk,
the steady-state regulated signals (Vdes−V, D
′
n
L
u˜, V ) for the
single-converter system are the same as the regulated signals
(Vdes − V,
∑
k
D′k
Lk
u˜k, V ) for the multi-converter system.
2. [Power Sharing]: If the parameters γk, and ζ
(k)
1 , 1 ≤ k ≤
m are chosen such that γk =
αkD
′
n
D′k
and
m∑
k=1
αkζ
(k)
1 = ζ1,n,
then the output current at the DC-link get divided in the ratio
α1 : α2 : .... : αm, where 0 ≤ αk ≤ 1, and
m∑
k=1
αk = 1;
more precisely the steady-state zero-frequency components
|i1(j0)| : |i2(j0)| : · · · : |im(j0)| are in the same proportion
as α1 : α2 : .... : αm.
3. [Ripple Sharing]: If further the parameters ζ(k)1 are chosen
such that ζ(k)1 =
βkζ1,n
αk
, where
m∑
k=1
βk = 1, and 0 ≤ βk ≤
1,∀k ∈ {1, ..,m}, then, the proposed design distributes the
load current ripple (at 120Hz) in the ratio β1 : β2 : ... : βm;
more precisely the steady-state 120 Hz-frequency compo-
nents |i1(j2pi120)| : |i2(j2pi120)| : · · · : |im(j2pi120)| are in
the same proportion as β1 : β2 : ... : βm.
Proof: see appendix
V. CASE STUDIES: SIMULATIONS
In this section, we report simulation case studies, which
use non-ideal components (such as diodes with non-zero
breakdown voltage, IGBT switches, stray capacitances, para-
metric uncertainties) and switched level implementation to
include nonlinearities associated with real-world experi-
ments.
A. Voltage regulation in presence of parametric uncertainties
Conventional proportional-integral (PI) based control de-
signs exhibit satisfactory performance when the actual sys-
tem parameters (L and C) lie ‘close’ to nominal system
parameters. However, a slight deviation from the nominal
values of L and C may result in rapid degradation in the
tracking performance. This issue becomes even more critical
for a disturbance rejection framework, where a controller is
designed without the knowledge of the uncertain load. The
H∞ robust control framework, where we seek an optimizing
controller with guaranteed margins of robustness to modeling
uncertainties will be adopted. Fig. 8a shows the tracking
performance of a boost converter for a 20% uncertainty
in both L and C values. The controller is designed for
a boost converter with nominal L = 2.4mH and C =
400µF, while the actual system parameters are chosen as
L = 2mH and C = 500µF. The input source voltage Vg
and the output desired voltage Vdes are chosen to be 12V
and 24V, respectively. The design parameters for the inner-
controller Kc are: damping ratios ζ1 = 3.2 and ζ2 = 4.5,
and ω˜ = 2pi300rad/s. The outer-controller Kv is obtained
by solving the stacked H∞ optimization problem (see Eq.
6) [15] with the weighting functions: Ws = 0.5s+2pi50s+0.06pi50 ,
Wu = 0.9, and Wt = s+2pi400.05s+2pi80 . The resulting reduced
fifth-order controller Kv is given by:
Kv =
0.256(s+ 113.9)(s+ 0.001)2(s2 + 4.05e4s+ 5.65e8)
(s+ 9.56)(s2 + 0.002s+ 4.8e− 6)(s2 + 9606s+ 8.8e7)
The load resistance is R = 24Ω, and the ripple current is
Iripple = 0.2 sin(2pi120t)A.
B. 120 Hz ripple sharing between iL and iC
Fig. 9 shows the effect of ζ1 for 120 Hz ripple current
sharing between inductor current iL and capacitor current
iC . Clearly, smaller values of ζ1 impart notch-like effects at
120 Hz, thereby reducing the magnitudes of 120 Hz ripple in
inductor currents. The model and controller parameters are
chosen as before.
Fig. 9: Bode plots of inner-shaped plants G˜c and inductor currents
for different ζ1. While the average (or DC) current remains the
same as desired, the smaller values of ζ1 result in relatively smaller
magnitudes of 120 Hz ripple in inductor currents.
C. Average current sharing between two converters
Fig. 8b shows the average current sharing between two
different converters with inputs Vg1 = 12V and Vg2 = 10V,
respectively for two scenarios - (1) α1 = 0.5, α2 = 0.5,
and (2) α1 = 0.7, α2 = 0.3. The other model and system
parameters are chosen as before.
D. Average 120 Hz ripple sharing between two converters
Fig. 8c shows the average 120 Hz ripple sharing between
the two converters for two scenarios - (1) β1 = 0.5, β2 = 0.5,
and (2) β1 = 0.7, β2 = 0.3. The other model and system
parameters are chosen as before. Note that the converters are
tuned for equal average current sharing, i.e. α1 = 0.5, α2 =
0.5.
Thus all the objectives of the control synthesis procedure:
robust voltage regulation, load power demand shared in a
prescribed ratio, and the ripple current shared in a prescribed
ratio are simultaneously met by our design.
APPENDIX
E. Proof of Theorem 1: Performance Equivalence
Proof: Let Sn and Tn denote the sensitivity and
complementary sensitivity transfer functions of the single-
converter system, respectively (as described in (5)). For any
converter k in the multi-converter system in Fig. 7, we have
ik = γkD
′
kG˜ckKv(Vdes − V − n). However from Figs.
(a) (b) (c)
Fig. 8: (a)Voltage regulation in presence of modeling uncertainties and 120 Hz ripple at the output. The inner-outer controller regulates
the output voltage to the desired voltage, Vdes = 24V. (b) Average current (power) sharing between two converters in the ratios 1 : 1 and
7 : 3. (c) ω0 average ripple sharing between two converters in the ratios 1 : 1 and 7 : 3.
(6) and (7), we observe that V = Gv
(
m∑
k=1
ik − d
)
. Thus∑
k γkD
′
kG˜ck = D
′
nG˜c,n yields
Vdes − V = SnVdes +GvSnd+ Tnn, (11)
which is equivalent to the map Vdes−V in (2) for a single-
converter system. Similarly, let Gck =
1
sLk
denote the inner-
plant in the kth converter, then from Fig. (6), it can be shown
that
u˜k =
γk
Gck
GckKckSk︸ ︷︷ ︸
G˜ck
iref = sLkγkG˜ckKv(Vdes − V − n). (12)
Thus, using
∑
k γkD
′
kG˜ck = D
′
nG˜c,n, we have∑
k
D′k
Lk
u˜k = sD
′
nG˜c,nKv(Vdes − V − n) = D
′
n
L
u˜, (13)
which establishes the required equivalence.
F. Proof of Theorem 1: Power Sharing
Proof: Note that from Fig. (7), we have
ik(s) = γkD
′
kG˜ck (s)iref(s). (14)
Thus, using the fact that |G˜ck(j0)| = 1 and with the
given choice of the parameter γk = (αkD′n/D
′
k), we obtain
(|ik(j0)|/
∑
k |ik(j0)|) = (γkD′k/
∑
k γkD
′
k) = αk. Thus,
the steady-state zero-frequency component of the output
current at the DC-link gets divided in the ratio α1 : α2 :
.... : αm.
G. Proof of Theorem 1: 120 Hz ripple sharing
Proof: From (14) and observing that |G˜ck(jω0)| =∣∣∣∣ ω˜jω0 + ω˜
∣∣∣∣ ζ(k)1ζ2,n , the ratio of 120 Hz ripple magnitude in
steady-state is given by
(
|ik(jω0)|/
m∑
k′=1
|ik′(jω0)|
)
=(
γkD
′
kζ
(k)
1 /
m∑
k′=1
γk′D
′
k′ζ
(k′)
1
)
. Substituting γkDk = αkD′n
and
m∑
k=1
αkζ
(k)
1 = ζ1,n yields
(
|ik(jω0)|/
m∑
k′=1
|ik′(jω0)|
)
=
(
αkζ
(k)
1 /ζ1,n
)
. But, by our choice of the
damping parameters, ζ(k)1 = (βkζ1,n/αk), yields
(
|ik(jω0)|/
m∑
k′=1
|ik′(jω0)|
)
= βk. Thus, the ripple
currents get divided in the ratios, β1 : β2 : ... : βm.
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